



CMD285C3

DC-20 GHz Voltage-Variable Attenuator


Features

- ▶ Wideband performance
- ▶ Low insertion loss
- ▶ Wide attenuation range
- ▶ High linearity
- ▶ Pb-free RoHs compliant 3x3 mm SMT package

Description

The CMD285C3 is DC to 20 GHz GaAs MMIC absorptive Voltage Variable Attenuator (VVA) housed in a leadless surface mount package ideally suited for military, space and communications systems. The VVA uses two analog control voltages varied between -5V and 0V to control RF signal levels over a 35 dB dynamic range. The CMD285C3 has a low insertion loss of 3.2 dB at 10 GHz and is a 50 ohm matched design, eliminating the need for RF port matching.

Functional Block Diagram



Electrical Performance – $V_{ctl} = -5.0\text{ V to }0\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, $F = 10\text{ GHz}$

Parameter	Min	Typ	Max	Units
Frequency Range	DC - 20			GHz
Insertion Loss		3.2		dB
Attenuation Range		33		dB
Return Loss		11		dB
Input P1dB		20		dBm
Input IP3		30		dBm
Input IP2		55		dBm
Switching Characteristics				
tRISE, tFALL (10/90% RF)		10		ns
tON, tOFF (50% CTL to 10/90% RF)		25		ns

ver 1.0 0219



CMD285C3

DC-20 GHz Voltage-Variable Attenuator

Specifications

Absolute Maximum Ratings

Parameter	Rating
RF Input Power	+27 dBm
Control Voltage Range	+0.3 to -8 V
Channel Temperature (Tch)	150 °C
Power Dissipation (P _{diss})	570 mW
Thermal Resistance, Θ_{JC}	112.9 °C/W
Operating Temperature	-40 to 150 °C
Storage Temperature	-55 to 150 °C

Recommended Operating Conditions

Parameter	Bias Condition
V _{ctl1}	-5 to 0 V @ 0.75 mA Typical
V _{ctl2}	-5 to 0 V @ 0.75 mA Typical

Electrical performance is measured at specific test conditions. Electrical specifications are not guaranteed over all recommended operating conditions.

Exceeding any one or combination of the maximum ratings may cause permanent damage to the device.

Electrical Specifications, V_{ctl} = -5.0 V to 0 V, T_A = 25 °C

Parameter	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Units
Frequency Range	DC - 6			DC - 12			DC - 20			GHz
Insertion Loss		2.5	3.2		2.8	3.8		3.5	4.3	dB
Attenuation Range	30	35		28	34		27	34		dB
Return Loss		12			10			10		dB
Input P1dB		18			20			19		dBm
Input P0.1dB		13			15			15		dBm
Input IP3		32			30			28		dBm
Input IP2		60			55			55		dBm
Switching Characteristics tRISE, tFALL (10/90% RF) tON, tOFF (50% CTL to 10/90% RF)		10 25			10 25			10 25		ns ns

ver 1.0 0219

Specifications

Complementary Control Voltage Table


Control State	Vctrl1 (V)	Vctrl2 (V)
1	0	-5
2	-0.5	-4.5
3	-1	-4
4	-1.5	-3.5
5	-2	-3
6	-2.5	-2.5
7	-3	-2
8	-3.5	-1.5
9	-4	-1
10	-4.5	-0.5
11	-5	0

Optimum IP3 Control Voltage Table


Control State	Vctrl1 (V)	Vctrl2 (V)
1	0	-5
2	-1	-5
3	-1.5	-5
4	-2	-5
5	-2.5	-5
6	-4.5	-5
7	-1.5	-2.5
8	-1	-2
9	-2	-2
10	-0.5	-0.5
11	-2.5	-1.5
12	-2.5	-0.5
13	-3	-1.5
14	-5	-2
15	-4.5	-1.5
16	-5	-1
17	-5	0

Typical Performance

Insertion Loss vs. Temperature




Return Loss vs. Attenuation, $T_A = 25^\circ\text{C}$




Typical Performance

Relative Attenuation, Complementary Control Voltage Table, $T_A = 25\text{ }^\circ\text{C}$




Relative Attenuation, Optimum IP3 Control Voltage Table, $T_A = 25\text{ }^\circ\text{C}$




Typical Performance

Relative Attenuation vs. Control Voltage, Complementary Control Voltage Table




Relative Attenuation vs. Control Voltage, Optimum IP3 Control Voltage Table




Typical Performance

Relative Phase vs. Attenuation, Complementary Control Voltage Table




Relative Phase vs. Attenuation, Optimum IP3 Control Voltage Table




Typical Performance

Input P1dB vs. Temperature, Insertion Loss State




Input P0.1dB vs. Temperature, Insertion Loss State




Typical Performance

Input IP3 vs. Temperature, Insertion Loss State




Input IP2 vs. Temperature, Insertion Loss State




Typical Performance

Input IP3 vs. Attenuation, Complementary Control Voltage Table




Input IP3 vs. Attenuation, Optimum IP3 Control Voltage Table




Typical Performance

Input IP3 vs. Attenuation, F=10 GHz




Input IP3 vs. Attenuation, F=20 GHz




Typical Performance

Input IP2 vs. Attenuation, Complementary Control Voltage Table




Input IP2 vs. Attenuation, Optimum IP3 Control Voltage Table



Mechanical Information

Package Information and Dimensions



NOTES:

1. ALL DIMENSIONS SHOWN IN mm.
2. MATERIAL: BLACK ALUMINA
3. LEAD FINISH:
 - 3.1. Ni: 8.89 μm MAX, 1.27 μm MIN
 - 3.2. Pd: 0.17 μm MAX, 0.07 μm MIN
 - 3.3. Au: 0.254 μm MAX, 0.03 μm MIN
4. MARKING
 - 4.1. LINE 1: PART NUMBER
 - 4.1.1. EXAMPLE: CMD177C3 SHALL BE MARKED AS 177
 - 4.2. LINE 2: LDT NUMBER
 - 4.3. LINE 3: DATE CODE - LAST 2 DIGITS OF THE YEAR OF MANUFACTURE FOLLOWED BY A 2 DIGIT WEEK CODE
5. ALTERNATE PIN #1 IDENTIFIER IS A SINGLE SQUARE PAD
6. ALTERNATE DIE PADDLE MAY HAVE CHAMFERED CORNERS

Recommended PCB Land Pattern


Custom MMIC recommends that the user develop the land pattern that will provide the best design for proper solder reflow and device attach for their specific application. Please review Custom MMIC Application Note AN 105 for a recommended land pattern approach.

Recommended Solder Reflow Profile




Custom MMIC recommends screen printing with belt furnace reflow to ensure proper solder reflow and device attach. Please review Custom MMIC Application Note AN 102 for a recommended solder reflow profile.

Pin Description

Pin Diagram



Functional Description


Pad	Function	Description	Schematic
1, 3, 7, 9 and die paddle	Ground	Connect to RF / DC ground	
2	RF in	This pin is DC coupled and matched to 50 Ohm. Blocking capacitor is required if RF line potential is not equal to 0V	
8	RF out	This pin is DC coupled and matched to 50 Ohm. Blocking capacitor is required if RF line potential is not equal to 0V	
4	Vctrl1	Control voltage 1	
6	Vctrl2	Control voltage 2	
5, 10-12	N/C	No connection required. These pins may be connected to RF/DC ground.	

ver 1.0 0119

Applications Information

Evaluation Board

The circuit board shown has been developed for optimized assembly at Custom MMIC. A sufficient number of via holes should be used to connect the top and bottom ground planes. As surface mount processes vary, careful process development is recommended.



Designator	Value	Description
J1, J2		2.92 mm End Launch Connector
P1		6 Pin Header
U1		CMD285C3 VVA
PCB		102028 Evaluation PCB

GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.

Please note, all information contained in this data sheet is subject to change without notice.

ver 1.0 0119