


Features

- ▶ Ultra wideband performance
- ▶ High linearity
- ▶ High output power
- ▶ Excellent return losses
- ▶ Small die size

Description

The CMD201 is wideband GaAs MMIC distributed power amplifier die which operates from DC to 20 GHz. The amplifier delivers greater than 12 dB of gain with a corresponding output 1 dB compression point of +29 dBm and output IP3 of 38 dBm at 10 GHz. The CMD201 is a 50 ohm matched design which eliminates the need for RF port matching. The CMD201 offers full passivation for increased reliability and moisture protection.

Functional Block Diagram



Electrical Performance - $V_{dd} = 10.0\text{ V}$, $V_{gg1} = -0.55\text{ V}$, $V_{gg2} = 5.0\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, $F = 10\text{ GHz}$

Parameter	Min	Typ	Max	Units
Frequency Range	DC - 20			GHz
Gain		12		dB
Noise Figure		3.4		dB
Input Return Loss		16		dB
Output Return Loss		17		dB
Output P1dB		29		dBm
Supply Current		400		mA

Specifications

Absolute Maximum Ratings

Parameter	Rating
Drain Voltage, Vdd	12.0 V
Gate1 Voltage, Vgg1	-2.0 to 0 V
Gate2 Voltage, Vgg2	6.0 V
RF Input Power	+30 dBm
Channel Temperature, Tch	150 °C
Power Dissipation, P _{diss}	5.43 W
Thermal Resistance	11.9 °C/W
Operating Temperature	-55 to 85 °C
Storage Temperature	-55 to 150 °C

Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
Vdd	8.0	10.0	12.0	V
I _{dd}	350	400	450	mA
V _{gg1}		-0.55		V
V _{gg2}		5.0		

Electrical performance is measured at specific test conditions. Electrical specifications are not guaranteed over all recommended operating conditions.

Operation of this device outside the maximum ratings may cause permanent damage.


Electrical Specifications, V_{dd} = 10.0 V, V_{gg1} = -0.55 V, V_{gg2} = 5.0 V, T_A = 25 °C

Parameter	Min	Typ	Max	Min	Typ	Max	Units
Frequency Range	DC - 6			6 - 20			GHz
Gain	8	11		9	12		dB
Noise Figure		5			3.5		dB
Input Return Loss		15			17		dB
Output Return Loss		10			18		dB
Output P _{1dB}	27	29.5		25	29		dBm
Output IP ₃		40			35		dBm
Supply Current	300	400	500	300	400	500	mA
Gain Temperature Coefficient		0.009			0.014		dB/°C
Noise Figure Temperature Coefficient		0.01			0.012		dB/°C


ver 1.4 0218

Typical Performance

Broadband Performance, $V_{dd} = 10\text{ V}$, $V_{gg1} = -0.55\text{ V}$, $V_{gg2} = 5\text{ V}$, $I_{dd} = 400\text{ mA}$, $T_A = 25\text{ }^\circ\text{C}$




Narrow-band Performance, $V_{dd} = 10\text{ V}$, $V_{gg1} = -0.55\text{ V}$, $V_{gg2} = 5\text{ V}$, $I_{dd} = 400\text{ mA}$, $T=25\text{ }^\circ\text{C}$




ver 1.4 0218

Typical Performance

Gain vs. Temperature, $V_{dd} = 10\text{ V}$, $V_{gg1} = -0.55\text{ V}$, $V_{gg2} = 5\text{ V}$




Noise Figure vs. Temperature, $V_{dd} = 10\text{ V}$, $V_{gg1} = -0.55\text{ V}$, $V_{gg2} = 5\text{ V}$




ver 1.4 0218

Typical Performance

Output Power, $V_{dd} = 10\text{ V}$, $V_{gg1} = -0.55\text{ V}$, $V_{gg2} = 5\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$




P1dB vs. Temperature, $V_{dd} = 10\text{ V}$, $V_{gg1} = -0.55\text{ V}$, $V_{gg2} = 5\text{ V}$



ver 1.4 0218


Typical Performance

Output IP3 vs. Temperature, $V_{dd} = 10\text{ V}$, $V_{gg1} = -0.55\text{ V}$, $V_{gg2} = 5\text{ V}$



Mechanical Information

Die Outline (all dimensions in microns)




Notes:







1. No connection required for unlabeled pads
2. Backside is RF and DC ground
3. Backside and bond pad metal: Gold
4. Die is 85 microns thick
5. DC bond pads are 78 microns square
6. RF bond pads are 108 x 193 microns

Pad Description

Pad Diagram



Functional Description

Pad	Function	Description	Schematic
1	RF in	50 ohm matched input	
2	V _{gg2}	Power supply voltage Decoupling and bypass caps required	
3, 4	ACG1, 2	Low frequency termination. Attach bypass capacitor per application circuit	
5	RF out & V _{dd}	Power supply voltage and 50 ohm matched output	
6, 7	ACG3, 4	Low frequency termination. Attach bypass capacitor per application circuit	
8	V _{gg1}	Power supply voltage Decoupling and bypass caps required	
Backside	Ground	Connect to RF / DC ground	

ver 1.4 0218

Applications Information


Assembly Guidelines

The backside of the CMD201 is RF ground. Die attach should be accomplished with electrically and thermally conductive epoxy only. Eutectic attach is not recommended. Standard assembly procedures should be followed for high frequency devices. The top surface of the semiconductor should be made planar to the adjacent RF transmission lines, and the RF decoupling capacitors placed in close proximity to the DC connections on chip.

RF connections should be made as short as possible to reduce the inductive effect of the bond wire. Use of a 0.8 mil thermosonic wedge bonding is highly recommended as the loop height will be minimized. The RF input and output require a double bond wire as shown.

The semiconductor is 85 μm thick and should be handled by the sides of the die or with a custom collet. Do not make contact directly with the die surface as this will damage the monolithic circuitry. Handle with care.

Assembly Diagram




GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.

ver 1.4 0218

Applications Information

Application Circuit



Note: Drain voltage (V_{dd}) must be applied through a broadband bias tee or external bias network. External DC block is required on RF input.

Biasing and Operation

The CMD201 is biased with a positive drain supply, a negative gate1 supply and a positive gate2 supply. Performance is optimized when the drain voltage is set to +10 V. The recommended gate1 and gate2 voltages are -0.55 V and +5 V respectively.

Turn ON procedure:

1. Apply gate voltage V_{gg1} and set to -0.55 V
2. Apply drain voltage V_{dd} and set to +10 V
3. Apply gate voltage V_{gg2} and set to +5V

Turn OFF procedure:

1. Turn off gate voltage V_{gg2}
2. Turn off drain voltage V_{dd}
3. Turn off gate voltage V_{gg1}